REAL-TIME LOAD BALANCING AND POWER FACTOR CORRECTION OF THREE-PHASE, FOUR-WIRE UNBALANCED SYSTEMS WITH DSTATCOM

Wei-Neng Chang  
Department of Electrical Engineering, Chang Gung University, Tao-Yuan, Taiwan, R.O.C, nchang@mail.cgu.edu.tw

Kuan-Dih Yeh  
Department of Electrical Engineering, Chang Gung University, Tao-Yuan, Taiwan, R.O.C. Department of Electrical Engineering, Chien Hsin University of Science and Technology, Tao-Yuan, Taiwan, R.O.C.

Follow this and additional works at: https://jmstt.ntou.edu.tw/journal

Part of the Electrical and Computer Engineering Commons

Recommended Citation
DOI: 10.6119/JMST-013-0926-1
Available at: https://jmstt.ntou.edu.tw/journal/vol22/iss5/8

This Research Article is brought to you for free and open access by Journal of Marine Science and Technology. It has been accepted for inclusion in Journal of Marine Science and Technology by an authorized editor of Journal of Marine Science and Technology.
REAL-TIME LOAD BALANCING AND POWER FACTOR CORRECTION OF THREE-PHASE, FOUR-WIRE UNBALANCED SYSTEMS WITH DSTATCOM

Acknowledgements

The authors would like to thank the National Science Council of Taiwan, ROC, for financial support (project number NSC98-2213-E-182-061).
REAL-TIME LOAD BALANCING AND POWER FACTOR CORRECTION OF THREE-PHASE, FOUR-WIRE UNBALANCED SYSTEMS WITH DSTATCOM

Wei-Neng Chang\(^1\) and Kuan-Dih Yeh\(^1,2\)

Key words: DSTATCOM, hardware implementation, load compensation, symmetrical components method.

ABSTRACT

This paper presents the design and implementation of a distribution-level static synchronous compensator (DSTATCOM) used for the real-time load compensation of three-phase, four-wire power distribution systems with unbalanced loads. First, use of the symmetrical components method derives a feedforward compensation scheme for the DSTATCOM. The system block diagram of the DSTATCOM is then built. A computer simulation is performed for preliminary verification. Finally, a hardware prototype is built using a TMS320C6711-based controller. Experimental results verify the functionality of the DSTATCOM.

I. INTRODUCTION

An unbalanced inductive load in a three-phase, four-wire electric power distribution system produces undesired negative- and zero-sequence currents with a lagging power factor, which causes additional system losses in the power distribution system and an unbalanced voltage drop on the distribution line. The unbalanced voltage drop results in an unbalanced voltage on the load bus, affecting other sensitive loads connected at the bus. The negative- and zero-sequence currents are considered poor power quality phenomena and should be avoided when the unbalanced load bus voltage jeopardizes the sensitive loads connected to the system [8].

Load compensation signifies balancing an unbalanced load and correcting the load power factor to unity simultaneously.

Load compensation is critical for electric power distribution system that feeds a large capacity of unbalanced loads with lagging power factors, such as those in a single-phase electrical railway and electric arc furnace systems.

Since 1970, static var compensators (SVCs) have been widely used in the electric power industry to enhance power system performances in areas such as voltage regulation, voltage flicker mitigation, power factor correction, and unbalanced load balancing [7, 9, 11, 12]. Recently, because of rapid development of high-power switching elements such as insulated gate bipolar transistors (IGBTs) and integrated gate commutated thyristors (IGCTs), static synchronous compensators (STATCOMs) have been recognized as the next generation of compensators [1, 3, 6, 10, 15-17]. The distribution-level static synchronous compensator (DSTATCOM) is a newly developed STATCOM used in electric power distribution systems. Compared to existing SVCs, DSTATCOMs require less space and are quicker, more compact, and quieter. In addition, recent research has shown that DSTATCOMs greatly enhance the low-voltage ride-through (LVRT) abilities of wind farms [4, 13, 14].

This paper proposes a DSTATCOM for the real-time load compensation of three-phase, four-wire power distribution systems with unbalanced inductive loads. A new feedforward compensation scheme is derived enabling the DSTATCOM to quickly balance the unbalanced load and correct the load power factor to unity simultaneously. A three-phase, four-wire unbalanced system incorporating the proposed DSTATCOM is built and simulated with the MATLAB/Simulink software package. A hardware prototype is then built for testing. Finally, experimental results are given for verification.

II. DSTATCOM COMPENSATION SCHEME

1. Derivation of the Compensation Scheme

Fig. 1 shows a three-phase, four-wire power distribution system feeding an unbalanced load. A DSTATCOM is installed in parallel with the unbalanced inductive load. In the paper, the DSTATCOM is equivalent to a current-controlled...
source. To compensate an unbalanced load, a feedforward compensation scheme is used for the DSTATCOM. The DSTATCOM controller detects the load power data, calculates the required compensation current output according to the load compensation scheme, and generates a current in each phase to compensate for the negative- and zero-sequence currents caused by the unbalanced load. By using the DSTATCOM compensation, the power source provides only balanced active power.

The symmetrical components method is used to derive the feedforward compensation scheme of the proposed DSTATCOM. As shown in Fig. 1, the line-to-neutral load voltages are transferred to positive-, negative-, and zero-sequence components by using the symmetrical components transformation matrix \([T]\), expressed in Eq. (1).

\[
\begin{bmatrix}
\bar{V}_a^L
\
\bar{V}_b^L
\
\bar{V}_c^L
\end{bmatrix}
= \begin{bmatrix}
1 & 1 & 1
1 & \alpha & \alpha^2
1 & \alpha^2 & \alpha
\end{bmatrix}
\begin{bmatrix}
\bar{V}_0^L
\bar{V}_1^L
\bar{V}_2^L
\end{bmatrix}, \quad \alpha = e^{i \frac{2\pi}{3}}
\] (1)

The line-to-neutral voltages are assumed to be balanced to simplify the derivation of the compensation scheme, as expressed in Eq. (2). The three-phase load currents in the \(a-b-c\) reference frame can be expressed as Eqs. (3)-(5). Applying the symmetrical components method transfers the three-phase load currents to the positive-, negative-, and zero-sequence components, as expressed in Eqs. (6)-(8).

\[
\bar{I}_a^L = Y_p^L \sqrt{3} V_p^L
\] (2)

\[
\bar{I}_b^L = Y_p^L \sqrt{3} V_p^L
\] (3)

\[
\bar{I}_c^L = Y_p^L \sqrt{3} V_p^L
\] (4)

\[
\bar{I}_e^L = \alpha Y_p^L V_p^L
\] (5)

\[
T_0^L = \frac{1}{3} [Y_a^L + \alpha Y_b^L + \alpha^2 Y_c^L] V_p^L
\] (6)

\[
T_1^L = \frac{1}{3} [Y_a^L + Y_b^L + Y_c^L] V_p^L
\] (7)

\[
T_2^L = \frac{1}{3} [Y_a^L + \alpha Y_b^L + \alpha^2 Y_c^L] V_p^L
\] (8)

To achieve real-time load compensation, the DSTATCOM should compensate for the imaginary part of the positive-sequence load current and the entire negative- and zero-sequence load currents, as expressed in Eq. (9). Thus, the power source supplies only the real part of the positive-sequence load current. The required compensation current for the DSTATCOM can be expressed as Eqs. (10)-(12).

\[
T_0^c = T_0^L, \quad T_1^c = \text{Im}[T_1^L], \quad T_2^c = \bar{T}_2^L
\] (9)

\[
T_0^c = \text{Im}[T_1^L] + T_2^L + \bar{T}_0^L
\] (10)

\[
T_0^c = \alpha^2 \text{Im}[T_1^L] + \alpha T_2^L + \bar{T}_0^L
\] (11)

\[
\bar{T}_0^c = \alpha \text{Im}[T_1^L] + \bar{T}_2^L + \bar{T}_0^L
\] (12)

The load power of the three-phase, four-wire system can be determined using the three-wattmeter method, expressed in Eqs. (13)-(15), rearranging Eqs. (13)-(15) yields Eq. (16), in which the positive-, negative-, and zero-sequence load currents are represented with line-to-neutral active and reactive powers.

\[
(\bar{V}_a^L)' (\bar{T}_a^L) = V_p^L [T_0^L + T_1^L + T_2^L]
\] (13)

\[
(\bar{V}_b^L)' (\bar{T}_b^L) = \alpha^2 V_p^L [\alpha (\bar{T}_1^L) + \alpha (\bar{T}_2^L) + (\bar{T}_0^L)]
\] (14)

\[
(\bar{V}_c^L)' (\bar{T}_c^L) = \alpha V_p^L [\alpha (\bar{T}_1^L) + \alpha^2 (\bar{T}_2^L) + (\bar{T}_0^L)]
\] (15)

\[
\begin{bmatrix}
\bar{T}_1^L
\
\bar{T}_2^L
\
\bar{T}_0^L
\end{bmatrix}
= \frac{1}{3 V_p^L}
\begin{bmatrix}
1 & 1 & 1
1 & \alpha & \alpha^2
1 & \alpha^2 & \alpha
\end{bmatrix}
\begin{bmatrix}
P_a^L - j Q_a^L
P_b^L - j Q_b^L
P_c^L - j Q_c^L
\end{bmatrix}
\] (16)

Finally, combining Eqs. (10)-(12) and (16) obtains the currents required by the DSTATCOM for real-time unbalanced load compensation, expressed in Eq. (17).
2. Illustrative Example

Fig. 2 shows an example of the three-phase, four-wire unbalanced load compensation using the proposed DSTATCOM. Phase-c of the load is opened to create an unbalanced operation absorbing unbalanced line currents with lagging power factors. The DSTATCOM uses Eq. (17) as the compensation scheme for unbalanced load compensation. In addition, Fig. 2 lists calculated power flow data, including line currents and the powers of the source, load, and DSTATCOM. By using the DSTATCOM compensation, the power source only provides balanced active power. The calculation results in Fig. 2 indicate that even though the DSTATCOM does not produce active power, it provides a path for redistributing the load power flow for load compensation.

3. DSTATCOM Controller Block Diagram

Fig. 3 shows the block diagram of the proposed DSTATCOM controller. The real-time load data, \( P_{a,h,c} \), \( Q_{a,h,c} \), and \( V^a \), are obtained using the fast power data detection method described in [2]. The DSTATCOM is equivalent to a current-controlled source in this paper. Eq. (17) is used to calculate the compensation currents. Using a phase-locked loop (PLL) generates the reference angle of the load bus voltage. The instantaneous compensation current command \( i_{a,b,c}^c \) for the load compensation is obtained. A current-regulated pulse-width modulated (CRPWM) inverter is employed as the power stage of the DSTATCOM to generate the compensation current. To maintain the dc-link voltage of the DSTATCOM inverter at an assigned level, supply the power losses, and charge the dc-link capacitors, the DSTATCOM must absorb active power from the power source. A P-I type feedback controller regulates the real-part current \( |i_r^c| \) of the DSTATCOM, as expressed in Eq. (18). The active current \( |i_r| \) is then transferred as part of the compensation current commands, expressed in Eq. (19). The signal \( sin \omega t \) from the PLL generates the real part of the
instantaneous compensation currents \( i_{r(a,b,c)} \),

\[
\begin{bmatrix}
I_r & = & K \left[ \Delta V_{dR} + K_i \Delta V_{dR} \right], \\
\Delta V_{dR} & = & V_{dR}^L - V_{dR}^C
\end{bmatrix}
\]  

(18)

\[
\begin{bmatrix}
\tilde{T}_{r,a} \\
\tilde{T}_{r,b} \\
\tilde{T}_{r,c}
\end{bmatrix} = \begin{bmatrix}
1 \angle 0 \\
1 \angle -2\pi/3 \\
1 \angle 2\pi/3
\end{bmatrix} [I_r]
\]  

(19)

Combining the compensation current demands \( i_{r(a,b,c)} \) for the load compensation and the real-part currents in Eq. (19) for the dc-link voltage support yields the required compensation current command, as expressed in Eq. (20).

\[
i_{r(a,b,c)}^* = i_{r(a,b,c)}^C - i_{r(a,b,c)}
\]  

(20)

As shown in Fig. 1, a voltage deviation \( \Delta V = (V_{dR}^L - V_{dR}^C) \) is generated on the two dc-link capacitors connected serially because of the control error and the interference of zero-sequence current. A hysteresis bandwidth control should be used for balancing [5], as shown in Fig. 3. Using a low-pass filter with a bandwidth of 20 Hz removes the 60 Hz fundamental signal in the dc-link voltage deviation signal \( \Delta V \). A hysteresis band regulator receives the output signal and controls the hysteresis band of the hysteresis current comparator. Combining the current command signals \( i_{r(a,b,c)}^C, i_{r(a,b,c)}^H, i_{r(a,b,c)}^T \) and actual DSTATCOM output currents \( i_{ST(a)}, i_{ST(b)}, i_{ST(c)} \) determines the error currents. The CRPWM control signals are obtained using the hysteresis current comparator and are used to control the switching elements in the DSTATCOM main circuit. Thus, the actual compensation current can track the command signal, and DSTATCOM operation is achieved.

### III. SIMULATION RESULTS

The MATLAB/Simulink software package is used to preliminarily verify the functionality of DSTATCOM. Figs. 1 and 3 are used to construct the simulation system. The system parameters are \( V_{dR}^L = 220 \) V, \( L = 15 \) mH, \( Z' = 0.1 + j1 \) Ω, \( C = 2,200 \) µF, and \( f_s = 60 \) Hz. A phase-opened operation is established using phase-c as a disturbance. In addition to three-phase, four-wire system compensation, the proposed DSTATCOM is effective in a three-phase, three-wire system, thus, simulations are conducted for both systems.

1. **Three-Phase, Four-Wire System Compensation**

Fig. 4 shows the simulation results for three-phase, four-wire unbalanced load compensation. The initial operation point is set at a balanced operation with \( P_{sp}^L = 4.8 \) kW, \( Q_{sp}^L = 3.6 \) kVar, and \( pf = 0.8 \) lagging. At \( t = 0.01 \) s, phase-c of the load is suddenly opened to create an unbalanced load operation, as
shown in Fig. 4(a). Phase-c load current is reduced to zero. As shown in Fig. 4(b), the DSTATCOM regulates the compensation currents to unbalanced operation in accordance with the load compensation scheme. Because of the DSTATCOM compensation, the three-phase source currents remain in a balanced and unity power factor condition, as shown in Figs. 4(c) and (d). Although the unbalanced load generates a neutral current, as shown in Fig. 4(f), the neutral current from the source is eliminated quickly by the DSTATCOM compensation. Fig. 4(g) shows that the voltages on the two dc-link capacitors constantly remain in balanced operation. The proposed DSTATCOM for the three-phase, four-wire unbalanced load compensation is rapid and effective.

2. Three-Phase, Three-Wire System Compensation

Fig. 5 shows the compensation results of the DSTATCOM for three-phase, three-wire unbalanced load compensation. In the simulation, the switches SW1 and SW2 (Fig. 1) are opened for three-phase, three-wire system operation. The system is initially operated with $P_s^0 = 7.2 \text{ kW}$, $Q_s^0 = 5.4 \text{ kVar}$, and $\text{pf} = 0.8$ lagging. At $t = 0.027 \text{ s}$, the phase-a of the load is opened, as shown in Fig. 5(a). Because of the DSTATCOM compensation, the source currents are balanced and corrected to unity power factor, as shown in Figs. 5(b) and (d). Figs. 5(f) and (g) show the transient responses of the positive and negative components, respectively, of the source and load currents. The DSTATCOM response time is approximately 4 ms. The simulation results preliminarily verify that the proposed DSTATCOM is appropriate for the real-time load compensation of both three-phase, three-wire and three-phase, four-wire systems with unbalanced inductive loads.

IV. HARDWARE SYSTEM SETUP AND EXPERIMENTAL VERIFICATION

Fig. 6 shows the block diagram of the implemented hardware prototype system. A three-phase, four-wire distribution system is constructed for a verification test. Table 1 lists the system parameters, which are the same as those shown in Fig. 2. A digital signal processor (DSP) TMS320C6711-based control system is employed as the DSTATCOM controller. The control program is edited in a host PC using C language. The execution file is then downloaded onto the DSP-based controller for real-time control of the DSTATCOM. During the DSTATCOM compensation, the three-phase source currents, load currents, and load bus voltages are obtained by the DSP and uploaded to the host PC for analysis. Because of the floating-point handling ability of the DSP, the DSTATCOM is capable of real-time load compensation.

Fig. 7 shows the DSTATCOM compensation test results. In the test, a phase-opened operation is set as a disturbance. The system begins in a balanced condition. At $t = 0.062 \text{ s}$, a phase-opened operation is activated in phase-c, which creates an unbalanced load operation, and the functionality of the DSTATCOM is tested. Figs. 7(a) to (c) show the three-phase
load currents, the compensation currents, and the source currents responses, respectively. At \( t = 0.062 \) s, the phase-c load current suddenly decreases to zero, as shown in Fig. 7(a). After the phase-opened operation, the DSTATCOM three-phase compensation currents become unbalanced, as shown in Fig. 7(b). The three-phase source currents are then balanced, as shown in Fig. 7(c). Fig. 7(d) shows that the phase-a source current constantly remains in phase with the phase-a voltage, verifying unity power factor correction.

Fig. 8 shows the power levels and neutral current responses with the DSTATCOM compensation. Figs. 8(a) and (b) show the power levels from the source and to the load. Although the load requires reactive power during operation, the source supplies only active power. The reactive power from the source is constantly reduced to zero by the DSTATCOM. Fig. 8(c) shows the neutral currents of the source and load. Because of the DSTATCOM compensation, the neutral current from the source is eliminated quickly. The experimental results reveal that the proposed DSTATCOM is highly appropriate for the real-time load compensation of a three-phase, four-wire power system.

V. CONCLUSIONS

This paper presents the design and implementation of a DSTATCOM for fast load compensation in a three-phase, four-wire power distribution system with an unbalanced inductive load. To satisfy the rapid response requirement, a new
feedforward compensation scheme is employed using the symmetrical components method, therefore, the modeling and control of the DSTATCOM is similar to that of traditional SVCs. Simulation results from the MATLAB/Simulink software package show that the proposed DSTATCOM has a rapid response time and exerts an accurate compensation effect. A hardware prototype employing a TMS320C6711 floating-point DSP-based system is built for the final verification test. Experimental results show that the proposed DSTATCOM is highly effective for rapid load compensation. DSTATCOMs may gradually replace static var compensators in the near future.

LIST OF SYMBOLS

**General**

- $Re$ = real part
- $Im$ = imaginary part
- $S$ = complex power
- $P$ = active power
- $Q$ = reactive power
- $V$ = voltage
- $I$ = current
- $Z$ = impedance
- $Y$ = admittance
- $X$ = reactance
- $R$ = resistance

**Subscripts**

- $a, b, c$ = phase-$a$, -$b$, -$c$
- $n$ = neutral

**Superscripts**

- $p$ = phase
- $0$ = zero-sequence component
- $1$ = positive-sequence component
- $2$ = negative-sequence component
- $dc$ = direct current
- $r$ = active (real) part
- $3\phi$ = three-phase
- $ll$ = line-to-line

**ACKNOWLEDGMENTS**

The authors would like to thank the National Science Council of Taiwan, ROC, for financial support (project number NSC98-2213-E-182-061).

**REFERENCES**