

Volume 17 | Issue 4

Article 2

DESIGN AND IMPLEMENTATION OF DSTATCOM FOR FAST LOAD COMPENSATION OF UNBALANCED LOADS

Wei-Neng Chang

Department of Electrical Engineering, Chang Gung University, Tao-Yuan, Taiwan, R.O.C., nchang@mail.cgu.edu.tw

Kuan-Dih Yeh

Department of Electrical Engineering, Chang Gung University, Tao-Yuan, Taiwan, R.O.C.

Follow this and additional works at: https://jmstt.ntou.edu.tw/journal

Part of the Electrical and Computer Engineering Commons

Recommended Citation

Chang, Wei-Neng and Yeh, Kuan-Dih (2009) "DESIGN AND IMPLEMENTATION OF DSTATCOM FOR FAST LOAD COMPENSATION OF UNBALANCED LOADS," *Journal of Marine Science and Technology*. Vol. 17: Iss. 4, Article 2. DOI: 10.51400/2709-6998.1981

Available at: https://jmstt.ntou.edu.tw/journal/vol17/iss4/2

This Research Article is brought to you for free and open access by Journal of Marine Science and Technology. It has been accepted for inclusion in Journal of Marine Science and Technology by an authorized editor of Journal of Marine Science and Technology.

DESIGN AND IMPLEMENTATION OF DSTATCOM FOR FAST LOAD COMPENSATION OF UNBALANCED LOADS

Acknowledgements

The authors would like to thank the National Science Council of ROC for the financial support, project number NSC94-2213-E-182-035.

DESIGN AND IMPLEMENTATION OF DSTATCOM FOR FAST LOAD COMPENSATION OF UNBALANCED LOADS

Wei-Neng Chang* and Kuan-Dih Yeh*

Key words: DSTATCOM, hardware implementation, load compensation, symmetrical components.

ABSTRACT

This paper proposes a distribution level static synchronous compensator (DSTATCOM) for fast load compensation of unbalanced loads in electric power distribution systems. For fast response requirement, a new feedforward compensation scheme is derived and employed in the paper. First, the compensation scheme of the DSTATCOM is derived with the symmetrical components method. Then, computer simulation with the program Matlab/Simulink preliminarily verifies the effectiveness of the proposed DSTATCOM. Accordingly, a hardware prototype is built with a floating-point DSP TMS320C6711-based system. Use of a current-regulated PWM (CRPWM) inverter as the power stage of the DSTATCOM generates needed compensation currents for real-time load compensation. Finally, experimental results confirm the effectiveness of the proposed DSTATCOM.

I. INTRODUCTION

Electric power quality (EPQ) problems mainly include unbalance voltage and current, flicker, harmonics, voltage sag, dip, swell, and power interruption [4]. These power quality problems may cause abnormal operations of facilities or even trip protection devices. Hence, the maintenance and improvement of electric power quality have become an important scenario today.

The term "load compensation" means to balance unbalanced load and correct load power factor to unity at the same time. Load compensation is very important for many applications such as compensations of single-phase railway systems and electric arc furnace systems. Since 1970, static var compensators (SVCs) have widely been used in electric power industry for power quality improvements. With phase-independent operation ability, SVCs can effectively compensate flicker, unbalanced load, and correct load power factor [3, 7].

However, the thyristor-controlled reactor (TCR) of the SVC has significant space demand. Furthermore, due to the natural communication limit of the thyristors used in the TCR, SVC cannot respond immediately with the change of load. This leads to five ms to a half-cycle of time delay. Hence, SVC has merely a maximum compensation ability of 65% to flicker [8]. The response time and compensation ability of SVCs still need improvements. Distribution level static synchronous compensator (DSTATCOM) [2, 5, 9, 10, 11, 12, 15, 16], which is one of the FACTS elements [6, 13, 14], is a newly developed compensator in electric power industry. Compared to existing SVCs, DSTATCOM has quicker response time and compact structure. It is expected that DSTATCOM will replace the roles of SVCs in the near future.

This paper proposes a DSTATCOM for real-time load compensation of three-phase three-wire power distribution systems with unbalanced loads. First, a new feedforward compensation scheme is developed for the DSTATCOM with the symmetrical components method for fast response requirement. In this way, the DSTATCOM can quickly balance the unbalanced load and correct the power factor at the same time. Then, the system is built and simulated with the program Matlab/Simulink. Accordingly, a hardware prototype is built by using a floating-point DSP TMS320C6711-based system. Finally, experimental results are given for verification.

II. COMPENSATION SCHEME OF DSTATCOM

Figure 1 shows a radial type electric power distribution system feeding an unbalanced load. A DSTACOM is installed in parallel with the unbalance load for on-site load compensation. The reactive power output of the DSTATCOM in each phase, which is inductive or capacitive, can be independently controlled by the controller of the DSTATCOM for real-time load compensation. The method of symmetrical components is used in the paper for deriving the compensation scheme of the DSTATCOM. First in Fig. 1, the line-to-line load bus voltages are transferred to positive- and negative-sequence components by using the symmetrical components transformation matrix [T], as defined in (1). The three-phase unbal-

Paper submitted 12/21/07; revised 03/21/08; accepted 05/30/08. Author for correspondence: Wei-Neng Chang (e-mail: nchang@mail.cgu.edu.tw) *Department of Electrical Engineering, Chang Gung University, Tao-Yuan, Taiwan, R.O.C.

Fig. 1. A radial distribution system with an unbalance load and a DSTATCOM.

anced load currents in the a-b-c reference frame can be expressed as (2).

$$\begin{bmatrix} \overline{V}_{ab}^{L} \\ \overline{V}_{bc}^{L} \\ \overline{V}_{ca}^{L} \end{bmatrix} = \begin{bmatrix} 1 & 1 & 1 \\ 1 & \alpha^{2} & \alpha \\ 1 & \alpha & \alpha^{2} \end{bmatrix} \begin{bmatrix} \overline{V}_{ll,0}^{L} \\ \overline{V}_{ll,1}^{L} \\ \overline{V}_{ll,2}^{L} \end{bmatrix} = \begin{bmatrix} T \end{bmatrix} \begin{bmatrix} \overline{V}_{ll,0}^{L} \\ \overline{V}_{ll,1}^{L} \\ \overline{V}_{ll,2}^{L} \end{bmatrix}, \quad \alpha = e^{j(2/3)\pi}$$
(1)
$$\begin{bmatrix} \overline{I}_{a}^{L} \\ \overline{I}_{a} \end{bmatrix} \begin{bmatrix} Y_{ab}^{L} & 0 & -Y_{ca}^{L} \end{bmatrix} \begin{bmatrix} \overline{V}_{ab}^{L} \end{bmatrix}$$

$$\begin{bmatrix} I_a \\ \overline{I}_b^L \\ \overline{I}_c^L \end{bmatrix} = \begin{bmatrix} I_{ab} & 0 & I_{ca} \\ -Y_{ab}^L & Y_{bc}^L & 0 \\ 0 & -Y_{bc}^L & Y_{ca}^L \end{bmatrix} \begin{bmatrix} V_{ab} \\ \overline{V}_{bc}^L \\ \overline{V}_{ca}^L \end{bmatrix}$$
(2)

Applying the symmetrical components method transfers the three-phase load currents to positive- and negative-sequence components, as shown in (3) and (4). In (3) and (4), the line-to-line voltages are assumed equal to simplify the derivation of the compensation scheme.

$$\overline{I}_1^L = (1 - \alpha) Y_0^L V_{ll}^L \tag{3}$$

$$\overline{I}_{2}^{L} = (1 - \alpha^{2}) Y_{1}^{L} V_{ll}^{L}$$
(4)

Where:
$$\begin{bmatrix} Y_0^L \\ Y_1^L \\ Y_2^L \end{bmatrix} = \frac{1}{3} \begin{bmatrix} 1 & 1 & 1 \\ 1 & \alpha & \alpha^2 \\ 1 & \alpha^2 & \alpha \end{bmatrix} \begin{bmatrix} Y_{ab}^L \\ Y_{bc}^L \\ Y_{ca}^L \end{bmatrix}, \ V_{ll}^L = \begin{vmatrix} \overline{V}_{ll,1}^L \\ \overline{V}_{ll,1}^L \end{vmatrix}$$

The detection of the load power can be obtained via two-

wattmeter method, as shown in $(5)\sim(6)$. From $(5)\sim(6)$, the positive- and negative-sequence load currents are represented with line-to-line active and reactive powers, as shown in (7).

$$\left(\overline{V}_{ab}^{L}\right)^{*}\left(\overline{I}_{a}^{L}\right) = \left(V_{ll}^{L} \angle -30^{\circ}\right)\left[\left(\overline{I}_{1}^{L}\right) + \left(\overline{I}_{2}^{L}\right)\right]$$
(5)

$$\left(\overline{V}_{cb}^{L}\right)^{*}(\overline{I}_{c}^{L}) = (V_{ll}^{L} \angle -90^{\circ})[\alpha(\overline{I}_{1}^{L}) + \alpha^{2}(\overline{I}_{2}^{L})]$$
(6)

$$\begin{bmatrix} \overline{I}_{1}^{L} \\ \overline{I}_{2}^{L} \end{bmatrix} = \frac{1}{\left| V_{ll}^{L} \right| (\alpha - 1)} \begin{bmatrix} 1\angle 150^{\circ} & 1\angle 150^{\circ} \\ 1\angle -150^{\circ} & 1\angle -30^{\circ} \end{bmatrix} \begin{bmatrix} P_{ab}^{L} - jQ_{ab}^{L} \\ P_{cb}^{L} - jQ_{cb}^{L} \end{bmatrix}$$
(7)

For fast load compensation, the DSTATCOM should compensate the imaginary part of the positive-sequence load current and the entire negative-sequence load current in (7) as soon as possible. In this way, the power source supplies only real part of the positive-sequence load current. Since no zerosequence component appears in three-phase three-wire system, the compensation current can be derived from (8)~(10). Finally, the needed compensation current of the DSTATCOM for load compensation is obtained, as shown in (11).

$$\overline{I}_{a}^{C} = \operatorname{Im}(\overline{I}_{1}^{L}) + \overline{I}_{2}^{L}$$
(8)

$$\overline{I}_b^C = \alpha^2 \operatorname{Im}(\overline{I}_1^L) + \alpha \overline{I}_2^L \tag{9}$$

$$\overline{I}_{c}^{C} = \alpha \operatorname{Im}(\overline{I}_{1}^{L}) + \alpha^{2} \overline{I}_{2}^{L}$$
(10)

$$\begin{bmatrix} \overline{I}_{a}^{C} \\ \overline{I}_{b}^{C} \\ \overline{I}_{c}^{C} \end{bmatrix} = \begin{bmatrix} \frac{1}{2\sqrt{3}} + j\frac{1}{2} & \frac{-1}{\sqrt{3}} & \frac{1}{2} - j\frac{\sqrt{3}}{2} & 0 \\ -\frac{1}{\sqrt{3}} & \frac{1}{2\sqrt{3}} - j\frac{1}{2} & \frac{-1}{2} + j\frac{\sqrt{3}}{2} & -1 \\ \frac{1}{2\sqrt{3}} - j\frac{1}{2} & \frac{1}{2\sqrt{3}} + j\frac{1}{2} & 0 & 1 \end{bmatrix} \begin{bmatrix} P_{ab}^{L}/V_{ll}^{L} \\ P_{cb}^{L}/V_{ll}^{L} \\ Q_{ab}^{L}/V_{ll}^{L} \\ Q_{cb}^{L}/V_{ll}^{L} \end{bmatrix}$$
(11)

According to (11), the DSTATCOM is now treated as a current-controlled source to locally supply the needed compensation current for on-site load compensation. In the implementation, a current-regulated PWM (CRPWM) inverter is used as the power stage of the DSTATCOM for generating the compensation current, as shown in Fig. 1. In order to keep the dc-link voltage of the inverter in the DSTATCOM at an assigned level during operation, the DSTATCOM needs to absorb active power from the power source to supply the power losses and charge the dc-link capacitor in the DSTATCOM. Hence, use of a P-I type feedback controller in the DSTATCOM, controller regulates the active current $|I_r|$ of the DSTATCOM,





Fig. 2. Block diagram of the proposed DSTATCOM controller.

as shown in (12). The overall compensation scheme of the DSTATCOM is now completed.

$$\left|I_{r}\right| = K_{p}\Delta v_{dc} + K_{i}\int\Delta v_{dc}dt \tag{12}$$

For fast real-time compensation, the DSTATCOM needs to detect the line-to-line power data very quickly to calculate the needed compensation current, as shown in (8). The needed line-to-line power data are P_{ab}^L , Q_{ab}^L , P_{cb}^L , Q_{cb}^L , V_{ll}^L . A fast detection method for these power data is described in [1]. Moreover, the three-phase power data measurements can also be incorporated in the controller of the DSTATCOM. With a high performance DSP-based system, the compensation scheme and other necessary functions regarding power detections can be implemented very easily. In this way, the necessity for measuring instruments is reduced. This significantly reduces the constructing cost of the DSTATCOM and enhances the system reliability.

Figure 2 shows the block diagram of the proposed DSTATCOM controller for the DSTATCOM. According to (11), the DSTATCOM controller calculates the compensation current commands \overline{I}_a^C , \overline{I}_b^C , \overline{I}_c^C by using line-to-line voltages v_{ab}^L , v_{cb}^L and line currents i_a^L , i_c^L . The instantaneous compensation currents are obtained with the aid of the synchronous signal sin ωt via a PLL circuit. Additionally, the dc-link voltage is maintained by supplying a real part of compensation current $|I_r|$ via a P-I controller, as shown in (12). With the same synchronous signal sin ωt , the instantaneous current for active power balance is also yielded. Combining the above two currents generates the needed three-phase current command signals $(i_a^C)^*$, $(i_b^C)^*$, $(i_c^C)^*$ for the DSTATCOM.

The paper employees a current-regulated PWM (CRPWM) inverter as the power stage of the proposed DSTATCOM. The CRPWM inverter uses the error signals from the comparison

results of the reference signals $(i_a^C)^*$, $(i_b^C)^*$, $(i_c^C)^*$ and the actual compensation currents i_a^C , i_b^C , i_c^C as the input. This generates the needed compensation current of the DSTATCOM for fast load compensation.

III. SIMULATION RESULTS

The Matlab/Simulink program is used for computer simulation to preliminarily verify the effectiveness of the proposed DSTATCOM. The simulation system is constructed according to Figs. 1 and 2 with the proposed compensation scheme. The circuit parameters in Fig. 1 are $V_s = 220$ V, L = 15 mH, $f_s = 60$ Hz, and C = 2,200 µF. The switching frequency of the CRPWM inverter is set at 4 kHz and the dc-link voltage is set at 500 V. The parameters of the P-I controller are obtained from a trial-and-error approach. These values are $K_p = 0.35$, $K_i = 0.08$. The simulation includes two cases:

1. Balance Load Compensation

Figure 3 shows the compensation responses of the DSTATCOM with a balance change of load. The operation point of the load is $P_{1\Phi} = 2,400 W$, $Q_{1\Phi} = 1,800 Var$, PF = 0.8 leading per-phase. At t = 0.015 s, the load is changed and the load power factor varies from 0.8 leading to 0.8 lagging. Figure 3(a) shows that, with the DSTATCOM, the source current i_a^s can be compensated to unity power factor in 3 ms. Figure 3(c) shows that when the load is capacitive, the DSTATCOM is operated in the capacitive mode. The compensation current leads the voltage by 90 degrees to supply the needed capacitive power of the load. After 0.015 s, the DSTATCOM changes to inductive mode. The compensation current lags the voltage by 90 degrees to compensate (offer) the needed inductive power. Figure 3(d) shows the variation of dc-link voltage. With the control of the P-I controller, the dc-link voltage V_{dc} is almost kept at the assigned level. Figure 3(e) shows that the reactive power from



Fig. 3. Compensation responses with a change of load power factor from 0.8 leading to 0.8 lagging.

the power source is always zero during the compensation interval. Hence, the power factor is always corrected to unity with quick compensation time. The function of the DSTATCOM for the on-sit compensation of three-phase balanced system is verified.

2. Unbalance Load Compensation

Figure 4 shows the simulated compensation response with the DSTATCOM for unbalanced load compensation. A phase-opened of load is used in the simulation for test. The





Fig. 5. Responses of positive- and negative-sequence currents during *phase-a* opened.

system is firstly operated at a balance condition of $P_{1\Phi} = 2,400$ W, $Q_{1\Phi} = 1,800$ Var, and PF = 0.8 lagging per phase. The *phase-a* of the load is then opened suddenly at t = 0.027 s.



Fig. 6. Block diagram of the hardware prototype DSTATCOM.



Fig. 7. Hardware prototype of the proposed DSTATCOM.

This creates an unbalanced loading condition that can be clearly observed in Fig. 4(a). Very quickly following the load change, the DSTATCOM generates the needed compensation current, as show in Fig. 4(b). Figure 4(c) shows that the source current $i_{a,b,c}^{s}$ are compensated to balance. Although the unbalanced load still needs reactive power, as shown in Fig. 4(d), the reactive power from the source always keeps at zero, as shown in Fig. 4(e).

Figure 5 shows the simulated positive- and negativesequence load currents and source currents. The DSTATCOM needs only 4 ms to finish the load compensation. The response of the DSTATCOM is quick and accurate. The simulation results preliminary verifies the functions of the proposed DSTATCOM.

IV. HARDWARE IMPLEMENTATION

Figure 6 shows the block diagram for the hardware implementation of the proposed DSTATCOM by using a floating-point DSP TMS320C6711-based system. The execution program of the controller is firstly developed in the host computer with a mixed form of C language and assembly language. Then the completed execution file is downloaded to the target DSP via a data link. Use of the floating-point handling ability of the DSP easily implements the compensation scheme. The execution time is fast enough for the real-time control of the DSTATCOM.

Figure 7 shows the DSTATCOM hardware prototype setup. The circuit parameters in Fig. 6 are $V_s = 220$ V, L = 15 mH, R = 0.1 ohm, $f_s = 60$ Hz, $C = 2,200 \,\mu\text{F}$. A Y-connected load box is used for the experiment. A CRPWM inverter is employed for the power stage of the DSTATCOM. The switching frequency of the CRPWM inverter is 5 kHz. The dc-link voltage in the inverter is set at 500 V. The P-I voltage controller parameters are $K_p = 0.35$, $K_i = 0.08$.

In the experiment, the load is initially set at balance with a lagging power factor. The DSTATCOM in this phase is merely for power factor correction. Then, a phase-opened operation creates an unbalanced loading condition. The DSTATCOM now operates for load balancing and power factor correction.



Fig. 8. Experimental results for a phase-opened operation in the load.

During the test, the instantaneous three-phase current and voltage waveforms in the load, source, and compensator sides are fetched and sent to the DSP-based controller. These data are used for the real-time calculation of the compensation scheme proposed in the paper. The generated compensation current signals are then sent to the CRPWM inverter to generate the needed compensation current. During the compensation, the controller also calculates the positive- and negativecomponents of load and source currents at the same time. The load and source powers are obtained. Then, the host computer fetches the calculation results via the data link in real-time to verify the compensation effect of the DSTATCOM.

Figures 8 and 9 show the experimental results. Actual current waveforms in the experiment are recorded in Fig. 8. The DSTATCOM controller calculates some useful current and power data for verifications, as shown in Fig. 9. Figures 8(a)-(c) show the measured three-phase load, source, and compensator currents when the phase-opened operation is made. Figure 8(d) shows the measured phase-*a* load bus voltage and source current with the DSTATCOM compensation. The resulting THDs of the source currents are about 7.08%, which can be improved by using well-tuned filters. Figure 9(a) shows the calculated positive-sequence source and load currents. Figure 9(b) shows the calculated negative-sequence source and load currents which reveals that, with the



Fig. 9. Experimental results for a phase-opened operation in the load.

DSTATCOM compensation, the source current is compensated to balance within 4 ms. Figures 9(c)-(d) show that the load power factor is always kept at unity before and after the change of load. The experimental results fully match the simulation results, as shown in Figs. 4 and 5. The experimental results show that the compensation of the DSTATCOM is quick and accurate.

V. CONCLUSION

Improvement of power quality has become an important scenario in recent years. This paper has proposed the design and implementation of a DSTATCOM for the fast load compensation of three-phase three-wire unbalanced loads. For fast response requirement, a new feedforward compensation scheme is employed with symmetrical components method. In this way, the modeling and control of DSTATCOM is very similar with that of the SVC. Hence, the existing understanding of SVC remains useful. Simulation results with the program Matlab/Simulink show that the proposed DSTATCOM has very quick response time and accurate compensation effect. Accordingly, a hardware prototype employing a novel TMS320C6711 floating-point DSP-based system is then built for the final verification test. Experimental results show that the proposed DSTATCOM is very suitable for fast load compensation. Compared to existing SVC, DSTATCOM has less space demand, higher response time, and generates lower noise. It is expected that DSTATCOMs will gradually replace widely used static var compensators in the near future.

NOMENCLATURE

General	
Im	= imaginary part
Y	= admittance
Z, R, L	= impedance, resistance, inductance
P, Q	= active, reactive power
V, I	= phasor voltage, current
v, i	= instantaneous voltage, current
K_p, K_i	= P-I controller gain
α	$=e^{j2\pi/3}$
	= magnitude
Δ	= diviation

Superscripts

L	= load
S	= source
С	= compensator

Subscripts

a, b, c	= phase a, b, c
ab, bc, ca	= line <i>a-b</i> , <i>b-c</i> , <i>c-a</i>
r	= real (active) component
0, 1, 2	= zero-, positive-, negative- components
dc	= direct current
11	= line-to-line
*	= complex conjugate or reference command

ACKNOWLEDGMENT

The authors would like to thank the National Science Council of ROC for the financial support, project number NSC94-2213-E-182-035.

REFERENCES

1. Chang, W. N., "Fast detecting of single-phase power data," *Proceedings* of the Conference of IPEC '99, Singapore, pp. 410-414 (1999).

- Gonzalez, P. G. and Cerrada, A. G., "Control system for a PWM-based STATCOM," *IEEE Transactions on Power Delivery*, Vol. 15, pp. 1252-1257 (2000).
- Gyugyi, L., Otto, R. A., and Putman, T. H., "Principles and applications of static, thyristor-controlled shunt compensators," *IEEE Transactions on Power Apparatus and Systems*, Vol. 97, pp. 1935-1945 (1978).
- 4. Heydt, G. T., *Electric Power Quality*, Stars in a Circuit Publications (1991).
- Hill, J. E., "A practical example of the used of distribution static compensator (D-STATCOM) to reduce voltage fluctuations," *IEE Power Electronics for Renewable Energy*, pp. 7/1-7/5 (1997).
- 6. Hingorani, N. G. and Gyugyi, L., *Understanding FACTS*, IEEE Press, Piscataway, NJ (2000).
- Lee, S. Y., Wu, C. J., and Chang, W. N., "A compact algorithm for three-phase three-wire system reactive power compensation and load balancing," *Electric Power System Research*, Vol. 58, No. 2, pp. 63-70 (2001).
- Miller, T. J. E., *Reactive Power Control in Electric System*, John Wiley & Sons, New York (1982).
- Ramsay, S. M. and Cronin, P. E., "Using distribution static compensators (D-STATCOMs) to extend the capacity of voltage-limited distribution feeders," *Proceedings of the 39th Annual Rural Electric Power Conference*, pp. A4118-A4124 (1996).
- Reed, F., Takeda, M., and Iyoda, I., "Improved power quality solutions using advanced solid-state switching and static compensation technologies," *Proceedings of the IEEE Power Engineering Society 1999 Winter Meeting*, Vol. 2, pp. 1132-1137 (1999).
- Reed, G. F., Greaf, J. E., Matsumoto, T., Yonehata, Y., Takeda, M., and Aritsuka, T., "Application of a 5 MVA, 4.16 kV D-STATCOM system for voltage flicker compensation at Seattle Iron & Metals," *Proceedings of the IEEE Power Engineering Society Summer Meeting*, Vol. 3, pp. 1605-1611 (2000).
- Shen, D., Liu, W., and Wang, Z., "Study on the operation performance of STATCOM under unbalanced and distorted system voltage," *Proceedings* of *IEEE Power Engineering Society Winter Meeting*, Vol. 4, pp. 2630-2635 (2000).
- Singh, B. N., Chandra, A., and Al-Haddad, K., "DSP-based indirectcurrent-controlled STATCOM part 1: evaluation of current control technologies," *IEE Proceedings- Electric Power Applications*, Vol. 147, pp. 107-112 (2000).
- Singh, B. N., Chandra, A., and Al-Haddad, K., "DSP-based indirectcurrent-controlled STATCOM part 2: multifunctional capacities," *IEE Proceedings- Electric Power Applications*, Vol. 147, pp. 113-118 (2000).
- Singh, B. N., Singh, B., Chandra, A., and Kamal, A. H., "Digital implementation of an advanced static compensator for voltage profile improvement, power-factor correction and balancing of unbalanced reactive loads," *Electric Power System Research*, Vol. 54, pp. 101-111 (2000).
- Wang, B. and Cathey, J. J., "DSP-controlled, space-vector PWM, current source converter for STATCOM application," *Electric Power System Research*, Vol. 67, pp. 123-131 (2003).