UNBALANCED LOAD COMPENSATION IN THREE-PHASE POWER SYSTEM WITH A CURRENT-REGULATED DSTATCOM BASED ON MULTILEVEL CONVERTER

Wei-Neng Chang  
*Department of Electrical Engineering, Chang Gung University, TaoYuan, Taiwan, R.O.C.*, nchang@mail.cgu.edu.tw

Ching-Huan Liao  
*Department of Electrical Engineering, Chang Gung University, TaoYuan, Taiwan, R.O.C.*

Po-Li Wang  
*Department of Electrical Engineering, Chang Gung University, TaoYuan, Taiwan, R.O.C.*

Follow this and additional works at: [https://jmstt.ntou.edu.tw/journal](https://jmstt.ntou.edu.tw/journal)  
Part of the Engineering Commons

**Recommended Citation**  
Chang, Wei-Neng; Liao, Ching-Huan; and Wang, Po-Li (2016) "UNBALANCED LOAD COMPENSATION IN THREE-PHASE POWER SYSTEM WITH A CURRENT-REGULATED DSTATCOM BASED ON MULTILEVEL CONVERTER," *Journal of Marine Science and Technology*. Vol. 24 : Iss. 3 , Article 13.  
DOI: 10.6119/JMST-015-1013-1  
Available at: [https://jmstt.ntou.edu.tw/journal/vol24/iss3/13](https://jmstt.ntou.edu.tw/journal/vol24/iss3/13)  
This Research Article is brought to you for free and open access by Journal of Marine Science and Technology. It has been accepted for inclusion in Journal of Marine Science and Technology by an authorized editor of Journal of Marine Science and Technology.
Acknowledgements

The authors would like to thank the National Science Council of R.O.C., Taiwan for the financial support, project number NSC102-2221-E-182-029. Valuable comments from reviewers are also appreciated.

This research article is available in Journal of Marine Science and Technology: https://jmstt.ntou.edu.tw/journal/ vol24/iss3/13
UNBALANCED LOAD COMPENSATION IN THREE-PHASE POWER SYSTEM WITH A CURRENT-REGULATED DSTATCOM BASED ON MULTILEVEL CONVERTER

Wei-Neng Chang, Ching-Huan Liao, and Po-Li Wang

Key words: DSTATCOM, FHB converter, load compensation.

ABSTRACT

In this paper, a current-regulated distribution-level static synchronous compensator (DSTATCOM) is proposed for real-time unbalanced load compensation in three-phase electric power distribution systems. The main circuit of the DSTATCOM uses multilevel cascade full H-bridge converter with delta-connected configuration, which is suitable for high-voltage, high-power applications. The compensation algorithm of the DSTATCOM is derived in the phasor domain. Preliminary verification of the DSTATCOM is executed with MatLab/SimuLink program. Finally, a hardware prototype is built for testing. Experimental results confirm the effectiveness of the proposed DSTATCOM for real-time unbalanced load compensation.

I. INTRODUCTION

An unbalanced load in a three-phase, three-wire electric power distribution system absorbs undesired negative-sequence current and reactive power, which cause additional losses in the power distribution system and produce unbalanced voltage drop on the distribution line. The unbalanced voltage drop results in unbalanced voltage on the load bus feeding the unbalanced load and affects other sensitive loads connected at the same bus. Hence, the negative-sequence current and reactive power demands should be improved for keeping good power quality (Heydt, 1991). Unbalanced load compensation, which includes phase balancing and unity power factor correction, is very important for electric power distribution system feeding a large capacity of unbalanced loads such as single-phase electrical railway systems and electric arc furnace (EAF) loads.

Since 1970, static var compensators (SVCs) have been widely employed in power industry as compensators for enhancement of power qualities. Thyristor-controlled reactor with fixed capacitor (TCR-FC) type of SVC with delta connection and individual-phase control ability has been used for real-time unbalanced load compensation (Miller, 1982). Recently, due to rapid development of high power switching elements such as IGBTs and IGCTs, static synchronous compensator (STATCOM), which is one of the FACTS elements, has been recognized as next-generation compensator (Ghosh and Joshi, 2000; Hingorani and Gyugyi, 2000; Ghosh and Leduc, 2002). Compared to existing SVCs, STATCOM has quicker response time and compact structure. The STATCOM for electric power distribution system applications is also known as distribution-level STATCOM (DSTATCOM).

Many types of multilevel converters/inverters are used for constructing DSTATCOMs such as diode-clamped converter, flying-capacitor based converter, and cascade full H-bridge (FHB) converter (Lai and Peng, 1996; Peng et al., 1996; Lee et al., 2003). Due to modular structure and lower voltage stress, cascade FHB converter is very suitable for DSTATCOM. For this type of DSTATCOM, Y-connected structure is usually seen (Maharjan et al., 2008; Mishra and Karthikeyan, 2009; Lee et al., 2014; Ota et al., 2015). Recently, due to individual-phase operation ability, delta-connected STATCOM has caused attention (Peng and Wang, 2004; Peng et al., 2010; Hagiwara et al., 2012; Du et al., 2013). Both pulse width modulation (PWM) and staircase modulation can be used for the main circuit of the DSTATCOM. For high efficiency op-eration requirement, staircase modulation is usually used (Rodriguez et al., 2002; Gultekin et al., 2012). Like traditional SVC, cascade full H-bridge converter based DSTATCOM with delta connection and individual-phase control ability can be used for real-time unbalanced load compensation.

In the paper, a DSTATCOM with cascade full H-bridge multilevel converter is proposed for real-time load compensation in three-phase power distribution systems. A current-regulated load compensation algorithm is proposed. The
DSTATCOM is constructed and simulated with the MatLab/SimuLink program for preliminary verification. Accordingly, a hardware prototype employing multiple DSP-based systems is built for final verification test. Experimental results show that the proposed DSTATCOM is very suitable for real-time unbalanced load compensation.

II. DSTATCOM COMPENSATION ALGORITHM

Fig. 1 shows the studied system for deriving the compensation algorithm of the current-regulated DSTATCOM. The DSTATCOM is installed in parallel with the unbalanced load for on-site load compensation. The delta-connected configuration of the DSTATCOM main circuit allows individual-phase operation like a traditional static var compensator (SVC) for unbalanced load compensation. In the paper, the DSTATCOM is equivalent as three-phase controlled load currents with unbalanced operation ability.

1. Concept of Load Compensation

In Fig. 1, taking the phase-a (to ground) voltage angle as reference obtains the expression of the three-phase source currents, as shown in (1). In (1), the R and X in the superscript represent the real and imaginary parts of the source current, respectively. According to the KCL, the summation of three line currents in a three-phase, three-wire system is zero, as shown in (2). Substituting (1) into (2) and separating the real and imaginary parts obtains (3) and (4).

\[
\bar{I}^S_a = (I^{S,R}_a + jI^{S,X}_a) \angle 0^\circ \\
\bar{I}^S_b = (I^{S,R}_b + jI^{S,X}_b) \angle -120^\circ \\
\bar{I}^S_c = (I^{S,R}_c + jI^{S,X}_c) \angle 120^\circ \\
\bar{I}^S_a + \bar{I}^S_b + \bar{I}^S_c = 0
\]  

(1)

If the imaginary part of the three-phase source currents are equal, as shown in (5), substituting (5) into (3) and (4) obtains (6). This means that if the imaginary parts of the three-phase source currents are balanced, than the real parts of the three-phase source currents are balanced, too. Furthermore, if the imaginary parts of the three-phase line currents are zero, than the real parts of the three-phase line currents are balanced with unity power factor. This relationship is used to derive the needed compensation algorithm of the DSTATCOM for unbalanced load compensation.

\[
I^{S,X}_a = I^{S,X}_b = I^{S,X}_c \quad (5) \\
I^{S,R}_a = I^{S,R}_b = I^{S,R}_c \quad (6)
\]

2. Derivation of the Load Compensation Algorithm

Equ. (7) expresses the currents of the three DSTATCOM arms (phases) with delta connection in Fig. 1, in which the phase-a (to ground) voltage angle is taken as reference. The synthesized DSTATCOM line currents are shown in (8).

\[
\bar{I}^S_{ab} = jL_{ab} \angle 30^\circ \\
\bar{I}^S_{bc} = jL_{bc} \angle -90^\circ \\
\bar{I}^S_{ca} = jL_{ca} \angle 150^\circ \\
\bar{I}^S_a = \bar{I}^S_{ab} - \bar{I}^S_{ca} = (-\frac{1}{2} I^{ST}_{ab} + \frac{1}{2} I^{ST}_{ca}) + j\frac{\sqrt{3}}{2} \frac{I^{ST}_{ab}}{I^{ST}_{ca}} \\
\bar{I}^S_b = \bar{I}^S_{bc} - \bar{I}^S_{ab} = (I^{ST}_{bc} + \frac{1}{2} I^{ST}_{ab}) - j\frac{\sqrt{3}}{2} I^{ST}_{ab} \\
\bar{I}^S_c = \bar{I}^S_{ca} - \bar{I}^S_{bc} = (-\frac{1}{2} I^{ST}_{ca} - I^{ST}_{bc}) - j\frac{\sqrt{3}}{2} I^{ST}_{ca}
\]  

(7)

Equ. (9) shows the unbalanced load currents in a three-phase, three-wire power system. Use of (10) calculates the three-phase source currents in Fig. 1. Substituting (8) and (9) into (10) obtains (11).

\[
\bar{I}^L_a = (I^{L,R}_a + jI^{L,X}_a) \angle 0^\circ \\
\bar{I}^L_b = (I^{L,R}_b + jI^{L,X}_b) \angle -120^\circ \\
\bar{I}^L_c = (I^{L,R}_c + jI^{L,X}_c) \angle 120^\circ 
\]

(8)

(9)

(10)

(11)
In (11), the three-phase source currents are represented with respect to the phase-a voltage angle. Using the relationship in (12), the three-phase source currents in (11) can be represented by their own phase-to-ground voltage, respectively. Use of (12) yields the imaginary parts of the three-phase source currents, as shown in (13).

$$
\begin{align*}
    I_{a}^{SR} + jI_{a}^{SN} &= I_{a}^{*} \angle 0^{\circ} \\
    I_{b}^{SR} + jI_{b}^{SN} &= I_{b}^{*} \angle 120^{\circ} \\
    I_{c}^{SR} + jI_{c}^{SN} &= I_{c}^{*} \angle -120^{\circ} \\
    I_{a}^{SN} &= \frac{\sqrt{3}}{2} I_{ab}^{ST} + \frac{\sqrt{3}}{2} I_{bc}^{ST} + I_{c}^{LX} \\
    I_{b}^{SN} &= \frac{\sqrt{3}}{2} I_{bc}^{ST} + \frac{\sqrt{3}}{2} I_{ab}^{ST} + I_{c}^{LX} \\
    I_{c}^{SN} &= \frac{\sqrt{3}}{2} I_{ab}^{ST} + \frac{\sqrt{3}}{2} I_{bc}^{ST} + I_{c}^{LX}
\end{align*}
$$

As mentioned in the previous section, taking $I_{a}^{SN} = I_{b}^{SN} = I_{c}^{SN} = 0$ for (13) obtains the proposed compensation algorithm of the DSTATCOM in terms of imaginary part of the load currents, as shown in (14).

$$
\begin{align*}
    I_{a}^{ST} &= (I_{a}^{LX} - I_{c}^{LX}) / \sqrt{3} \\
    I_{b}^{ST} &= (I_{b}^{LX} - I_{c}^{LX}) / \sqrt{3} \\
    I_{c}^{ST} &= (I_{c}^{LX} - I_{a}^{LX}) / \sqrt{3}
\end{align*}
$$

With the assistance of the current-regulated DSTATCOM using (14), the three-phase source currents after compensation become (15), which are balanced with unity power factor, i.e., $I_{a}^{SR} = I_{b}^{SR} = I_{c}^{SR}$. Combining the three equations in (15) gets $I_{a}^{SR} = I_{b}^{SR} = I_{c}^{SR} = \left(\frac{1 - l_{c}^{LX} + I_{c}^{LX} + I_{c}^{LR}}{3}\right)$. The source currents with the DSTATCOM compensation are obtained, as shown in (16).

### 3. Illustrating Example with DSTATCOM Compensation

Fig. 2 presents an example of load compensation with the proposed DSTATCOM. Two single-phase loads are connected in the line a-b and line c-d, respectively, which produce unbalanced three-phase load currents. In response, the DSTATCOM generates compensation currents in the three arms by using (14). The three-phase line currents of the load, DSTATCOM, and the power source are calculated in the figure. It is observed that the DSTATCOM offers a way to regulate the power flow between the unbalanced load and the DSTATCOM. As a result, the power source offers balanced three-phase currents with unity power factor, which can also be calculated by using (16).

### III. DSTATCOM OPERATION PRINCIPLE

#### 1. The DSTATCOM Main Circuit Configuration

Fig. 3(a) presents a three-phase power distribution system with unbalanced load and the main circuit structure of the
W.-N. Chang et al.: Unbalanced Load Compensation with a Current-regulated DSTATCOM

DSTATCOM arm a-b in Fig. 3(a). Nine-level cascade FHB converters are used for each DSTATCOM arm, which includes four FHB cells connected in series. Each FHB cell is controlled by switching element such as IGCT or IGBT. DC capacitors are used for the dc links of the FHB cells. Like traditional SVC, the DSTATCOM with delta connection and individual-phase control ability is employed for real-time phase balancing and unity power factor correction. In Fig. 3(a), \( V_{stab} \) is the line-to-line load voltage, \( V_{stab}^{int} \) is the DSTATCOM internal voltage, and \( \delta_{st}^{int} \) is the DSTATCOM internal angle. The power flow of each DSTATCOM arm is expressed in (17) and (18).

Each arm current of the DSTATCOM can be operated in inductive, floating, and capacitive modes for the need of load compensation. By regulating the internal angle \( \delta_{st}^{int} \), the power source can equally charge or discharge the dc-link voltages of the FHB cells in the DSTATCOM. This changes the DSTATCOM internal voltage \( V_{int}^{st} \) and sequentially controls the current flow of the DSTATCOM, as shown in (19).

\[
P_{st}^{int} = -\frac{V_{int}^{st} V_{int}^{l}}{X_{st}^{int}} \sin \delta_{st}^{int}
\]

\[
Q_{st}^{int} = -\frac{V_{int}^{l} (V_{int}^{st} \cos \delta_{st}^{int} - V_{int}^{l})}{X_{st}^{int}}
\]

\[
I_{st}^{int} = \frac{V_{int}^{l} V_{int}^{st} \cos \delta_{st}^{int}}{X_{st}^{int}}
\]

The voltage waveforms of the DSTATCOM arm a-b in Fig. 3(a) is shown in Fig. 3(b). Staircase modulation is employed for each DSTATCOM arm for high efficiency operation. The internal voltage, \( v_{st}^{int} \), consists of the outputs of four FHB cells, \( v_{st}^{int} = v_{st}^{int1} + v_{st}^{int2} + v_{st}^{int3} + v_{st}^{int4} \). In Fig. 3, each FHB cell is switched twice in a period of fundamental frequency, which is controlled by switching angles \( (\theta_1, \theta_2, \theta_3, \theta_4) \). In this way, each FHB cell has three output states, +DC, 0, and -DC. As a result, the DSTATCOM current, \( i_{st}^{int} \), is controlled by the internal voltage \( v_{st}^{int} \). According to (19), the DSTATCOM absorbs capacitive current when the internal voltage is larger than the load bus voltage. On the opposite way, it absorbs inductive current when the internal voltage is smaller than the load bus voltage. The four switching angles, \( \theta_1 \) to \( \theta_4 \) should be selected for minimizing the harmonic currents generated.

### 2. Selection of FHB Switching Angles

The internal voltage waveform \( v_{st}^{int} \) in Fig. 3(b) can be represented as a Fourier series, as shown in (20).

\[
v_{st}^{int}(\omega t) = \frac{4V_{dc}}{n\pi} \sum_{n=1}^{\infty} \left[ \cos(n\theta_1) + \cos(n\theta_2) + \cos(n\theta_3) + \cos(n\theta_4) \right] \times \sin(n\omega t)
\]
Where: \( 0 < \theta_1 < \theta_2 < \theta_3 < \theta_4 < \pi / 2 \)

In (20), \( n \) is the harmonic order of \( V^H \), where \( n = 1, 3, 5, 7, \ldots \). Ideally, the harmonic orders contain only odd orders without even harmonic component. The amplitude of each harmonic component in (20) is represented in (21). In (21), taking \( n = 1 \) yields the fundamental component \( H^H (1) \), as shown in (22), which relates the relationship of \( H^H (1) \), the dc-link voltage \( V_{dc} \), and the four switching angles (\( \theta_1, \theta_2, \theta_3, \theta_4 \)).

\[
H^H (n) = \frac{4V^H}{n\pi} [\cos(n\theta_1) + \cos(n\theta_2) + \cos(n\theta_3) + \cos(n\theta_4)] \quad (21)
\]

\[
H^H (1) = \frac{4V^H}{\pi} [\cos(\theta_1) + \cos(\theta_2) + \cos(\theta_3) + \cos(\theta_4)] \quad (22)
\]

In Fig. 3(b), the fundamental component \( H^H (1) \) is equal to the sum of the dc-link voltages by the control of switching angles, which obtains \( H^H (1) = 4V_{dc} \). For a delta-connected DSTATCOM, the triple-order (zero sequence) harmonic currents will circulate in the main circuit of the DSTATCOM. Adequate choice of the switching angles can eliminate the non-triple order harmonic currents. This minimizes the harmonic currents in the synthesized line currents of the DSTATCOM. In order to eliminate the specified harmonic orders, 5th, 7th, and 11th orders, a harmonic minimizing method is employed by setting \( H^H (5) = H^H (7) = H^H (11) = 0 \) in (21) (Sirisukprasert et al., 2002; Song et al., 2007; Liu et al., 2009). From the aforementioned considerations for the fundamental component and additional harmonic controls, the switching angles are calculated by using (23).

\[
\cos(\theta_1) + \cos(\theta_2) + \cos(\theta_3) + \cos(\theta_4) = \pi
\]

\[
\cos(5\theta_1) + \cos(5\theta_2) + \cos(5\theta_3) + \cos(5\theta_4) = 0
\]

\[
\cos(7\theta_1) + \cos(7\theta_2) + \cos(7\theta_3) + \cos(7\theta_4) = 0
\]

\[
\cos(11\theta_1) + \cos(11\theta_2) + \cos(11\theta_3) + \cos(11\theta_4) = 0
\]

Using Newton-Raphson method for (23) obtains the needed switching angles, \( \theta_1 = 10^\circ, \theta_2 = 22.2^\circ, \theta_3 = 40.8^\circ, \) and \( \theta_4 = 61.8^\circ \), respectively. With the calculated switching angles, the DSTATCOM can obtain the needed internal voltage and proper harmonic control. During the DSTATCOM operation, the switching signals for the four FHB cells of each DSTATCOM arm are sequentially transported in each period of fundamental frequency. This can balance the dc-link voltages of the four FHB capacitors in each DSTATCOM arm without using dc-link voltage feedback control (Peng et al., 1998; Tolbert et al., 1999; Tolbert et al., 2002).

3. DSTATCOM Controller Design

Fig. 4 shows the proposed DSTATCOM controller in the paper. First, the three-phase instantaneous load currents \( (i_{ab,c}^L) \) and load bus voltages \( (V_{ab,c}^L) \) are detected to calculate imaginary parts of the three-phase load currents, \( (I_{ab,c}^L) \), in real-time. Then, use of (14) calculates the needed compensation currents of the DSTATCOM, \( (I_{ab,c}^{ST}) \). The compared results are send to three PID controllers to generate the internal angle commands, \( (\delta_{ab,c}^{ST}) \), for the three DSTATCOM arms, independently. The gains of the PID controller are obtained from a trial-and-error approach. Three phase-lock loops (PLLs) provide three reference angles, \( (\theta_{ab,c}) \), for the switching patterns generators of the three DSTATCOM arms, respectively. Finally, the internal angle commands are sent to the switching patterns generator to produce gating signals for each DSTATCOM arm’s FHB cells.

IV. SIMULATION RESULTS

Fig. 5 presents the DSTATCOM simulation system con-
structured in the MatLab/SimuLink program. The DSTATCOM main circuit is a transformerless, delta-connected configuration. An unbalanced load is employed for testing the compensation effects of the proposed DSTATCOM. The Appendix A lists the system parameters in Fig. 5.

Figs. 6-8 show the simulation results. Fig. 6 presents the DSTATCOM compensation result. At the beginning, the three-phase load currents are balanced with lagging power factor. The switch is then closed to create an unbalanced operation, as shown in Fig. 6(a). With the DSTATCOM compensation, the source currents are compensated to balance and unity power factor, as shown in Fig. 6(b). The compensation speed of the DSTATCOM is quite fast. Fig. 6(c) shows the three arm currents of the DSTATCOM, which contain rich harmonics. By using the harmonics minimizing method in (23), the synthesized line currents contain little harmonics, as shown in Fig. 6(d). Fig. 7(a) is the internal voltage responses of the DSTATCOM, which show that the DSTATCOM changes to unbalanced operation after the load change. Fig. 7(b) shows the transient responses of the current and voltage, \( i_{ab}^{ST} \) and \( v_{ab}^{ST} \), in the arm \( a-b \) of the DSTATCOM. According to the compensation algorithm, the arm \( a-b \) absorbs inductive current after the change of load. The arm \( c-a \) absorbs capacitive current at the same time, as shown in Fig. 7(c). Fig. 7(d) illustrates the dc-link voltages responses of the DSTATCOM for reference.

Fig. 8 shows the controller responses of the DSTATCOM in the simulation. Fig. 8(a) presents the calculated imaginary part of the load currents, \( I_{abc}^{L} \). Fig. 8(b) is the calculated compensation current commands, \( I_{ab, bc, ca}^{ST} \), for each DSTATCOM.
Table 1. Compensation result with the DSTATCOM in the computer simulation.

<table>
<thead>
<tr>
<th>Load side</th>
<th>( I_a )</th>
<th>( I_b )</th>
<th>( I_c )</th>
<th>( I_1 )</th>
<th>( I_2 )</th>
<th>( I_{UR12} ) (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.84&lt;38°</td>
<td>6.67</td>
<td>4.87</td>
<td>3.26</td>
<td></td>
<td></td>
<td>66%</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Source side</th>
<th>( I_a )</th>
<th>( I_b )</th>
<th>( I_c )</th>
<th>( I_1 )</th>
<th>( I_2 )</th>
<th>( I_{UR3} ) (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.7&lt;0.1°</td>
<td>4.7&lt;119.7°</td>
<td>4.7&lt;120.3°</td>
<td>4.7</td>
<td>0.028</td>
<td>0.59%</td>
<td></td>
</tr>
</tbody>
</table>

Note: \( I_{UR12} \) = \((I_2 / I_1) \times 100\%\), unit: Ampere.

Fig. 9 shows the hardware prototype structure of the DSTATCOM in the paper for final verification. Fig. 10 is the photograph of the DSTATCOM hardware setup. The parameters used in the hardware system are listed in the Appendix B. A balanced, Y-connected inductive load is connected in parallel with a single-phase load for testing. The DSTATCOM main circuit is a transformer less configuration with delta connection. IGBTs are used in the DSTATCOM main circuit as switching elements. Four TMS320F28335 DSP-based controllers are employed to synthesize the controller of the DSTATCOM. One DSP is used as master controller to fetch the load information and calculate the needed compensation current commands of the DSTATCOM. The other DSPs are responsible for each DSTATCOM arm control for generating compensation currents, independently. In practical, this arrangement increases reliability.

Figs. 11 and 12 are the experimental results. Fig. 11 shows the current responses of the test system. At the beginning of the test, the load is balanced with lagging power factor. Then, the switching-in of the single-phase load creates an unbalanced operation, as shown in Fig. 11(a). With the compensation of...
the DSTATCOM, the source current is corrected very quickly to balance and unity power factor, as shown in Fig. 11(b). Fig 11(c) is the transient response of the synthesized DSTATCOM line currents. Fig. 11(d) is the three arm currents of the DSTATCOM.

A comparison between Fig. 11(d) and Fig. 11(c) shows that use of the harmonics minimizing method and the delta-connected main circuit significantly eliminates the undesired harmonic currents. Fig. 12 shows other responses of the DSTATCOM for reference. Some results in the simulation and the experiment, such as Fig. 8(b) and Fig. 12(b), are slightly different. This difference is mainly caused by time delay of the peripheral circuits, such as D/A converters and isolation amplifiers, implemented in the hardware system. Table 2 lists the steady-state compensation result of the DSTATCOM. The unbalance ratio of the load current is 66.2%. With the DSTATCOM compensation, the unbalance ratio of the source current is improved to 0.62%. Although the compensation algorithm used in the DSTATCOM is very simple, the compensation effect is satisfactory. The experimental results verify that the proposed DSTATCOM is suitable for real-time load balancing and power factor correction.

V. CONCLUSION

In the paper, a current-regulated DSTATCOM with cascade full H-bridge based multilevel converter and delta-connected configuration has been proposed for phase balancing and power factor correction of unbalanced load in three-phase, three-wire power distribution systems. A simple and effective load compensation algorithm derived in phasor domain is introduced for the DSTATCOM. Both the computer simulation and experimental results show that the proposed DSTATCOM is very suitable for real-time unbalanced load compensation. Although the harmonic components in the line currents of the DSTATCOM are not so obvious in the paper, in practical applications, it should be eliminated properly to avoid polluting the power system. Additional functions of the DSTATCOM, such as voltage support, can be implemented with properly tuned auxiliary controllers.

LIST OF SYMBOLS

General:

v: instantaneous voltage
\(i\): instantaneous current
\(\dot{\delta}\): internal angle
\(V\): voltage phasor
\(I\): current phasor
\(C\): dc-link capacitance
\(\theta\): switching angle
\(X\): reactance
\(n\): harmonic order
\(H\): amplitude of harmonics

**Superscript:**
- \(S\): source
- \(L\): load
- \(R\): real part
- \(X\): imaginary part
- \(ST\): DSTATCOM
- \(ST^*\): DSTATCOM compensation command

**Subscript:**
- \(a\), \(b\), \(c\): phase-\(a\), -\(b\), -\(c\)
- \(ab\), \(bc\), \(ca\): line \(a-b\), -\(b-c\), -\(c-a\)
- \(dc\): dc link
- \(ab1\), \(ab2\), \(ab3\), \(ab4\): each FHB cell of the arm \(a-b\)

**ACKNOWLEDGMENT**

The authors would like to thank the National Science Council of R.O.C., Taiwan for the financial support, project number NSC102-2221-E-182-029. Valuable comments from reviewers are also appreciated.

**APPENDIX**

**A. Simulation System Parameters**

\[ V_a^S = 110 \text{ V}, \ f_a^S = 60 \text{ Hz}, \ X_{a,b,c} = 0.3 \text{ } \Omega, \ \ R_{a,b,c} = 0.03 \text{ } \Omega, \]
\[ Z_a^S = 80 + j60 \text{ } \Omega, \ Z_b^S = 19 \text{ } \Omega, \ \ L_a^S = 5 \text{ } \text{mH}, \ C_{ab1,2,3,4} = 2,200 \mu \text{F}, \ \theta_1 = 10^\circ, \ \theta_2 = 22.2^\circ, \]
\[ \theta_3 = 40.8^\circ, \ \theta_4 = 61.8^\circ, \ K_p = 1.22, \ K_i = 0.3764, \]
\[ K_D = 0.00087. \]

**B. Hardware System Parameters**

\[ V_a^F = 110\sqrt{2} \text{ V}, \ f_a^F = 60 \text{ Hz}, \ Z_a^L = 80 + j60 \text{ } \Omega, \ Z_b^L = 19 \text{ } \Omega, \]
\[ C_{ab1,2,3,4} = 2,200 \mu \text{F}, \ \ L_a^F = 5 \text{ } \text{mH}, \ \theta_1 = 10^\circ, \ \theta_2 = 22.2^\circ, \ \theta_3 = 40.8^\circ, \ \theta_4 = 61.8^\circ, \ K_p = 1.12, \]
\[ K_i = 0.3456, \ K_D = 0.0008. \]

**REFERENCES**


